In this work double-gate pentacene TFT architecture is proposed and experimentally investigated. The devices are fabricated on a polyimide substrate based on a process that combines three levels of stencil lithography with standard photolithography. Similarly to the operation of a conventional double-gate silicon FET, the top-gate bias modulates the threshold voltage of the bottom-gate transistor and significantly improves the transistor subthreshold swing and leakage current. Moreover, the double gate TFT shows good promise for the enhancement of I ON /I OFF , especially by the control of I OFF in devices with poor top interfaces.
I. INTRODUCTION
Organic thin-film transistors have gained a lot of attention in the last years, especially devices with pentacene as the semiconductor active layer. Various architectures have appeared, combining bottom-gate or top-gate electrodes [1] with top or bottom source and drain. The main goal of these approaches is to improve the electrostatic control of the gate over the pentacene conductive channel as well as to diminish the contact resistances at the source and drain regions [2] .
In this work we present a double-gate (DG) architecture of pentacene TFTs with top-contacted source and drain regions fabricated on an organic flexible substrate using relatively thin gate dielectrics (<230 nm polyimide or parylene-D). Previous works have used either bottom-contact architectures or top-contact but with long channels (~100 µm) and thick dielectrics (350 nm-1.4 µm) [3, 4] . As it will be demonstrated in the following paragraphs the top gate can be used to successfully suppress any parasitic topinterface channel and greatly ameliorate both the leakage current levels and the subthreshold swing by modulating the threshold voltage of the bottom-gate transistor.
II. FABRICATION
In view of further miniaturization and process improvements we adopted a previously reported aligned stencil lithography process [5, 6] as a clean, resistless, in-vacuum patterning technique for organic electronic devices on plastic substrates. A typical stencil is composed of low-stress silicon nitride (SiN) membranes, which contain design-specific micro-apertures. The membranes are released by wet etching chemistry and finally supported by bulk silicon (Si). The stencil is aligned and clamped to the substrate, the required material is deposited through the stencil, and finally the stencil is removed, leaving the substrate patterned.
Stencils
Full wafer stencils with different designs were fabricated to locally pattern pentacene DG OTFTs are fabricated using a combination of standard photolithography and stencil lithography method [7] . The first step is the deposition of a 12-µm-thick polyimide substrate (flexible once delaminated from the handle wafer, see Fig. 3 ) on a Si-wafer by spin-coating, as shown in Fig. 2b . The substrate is then soft-baked at 70 ºC to remove the solvent and hard-baked for 4.5 h at 300 ºC in order to gain sufficient level of polymerization. In the following step, the bottom-gate metal consisting of a 10-nm-thick Ti adhesion layer and a 50-nm-thick Pt layer is patterned by lift-off (using an EVG150 coater and developer system and an e-beam Leybold Optics Lab 600H evaporator, Fig. 2c ). Next, a thin layer of polyimide (~230 nm, Fig. 2d ) is deposited as the bottom-gate dielectric by spin-coating, followed by soft-baking and hard-baking (polyimide 60 wt% PI2610 + n methyl-2-pyrrolidone, spin-coating at 5000 rpm for 40 s). Another standard photolithography step for defining the location of the vias for the bottom gate contacts is performed followed by dry etching through the vias in oxygen plasma with a STS Multiplex Inductively Coupled Plasma (ICP) Reactive Ion Etcher ( Fig. 2e ). Source and drain 10-nm-thick Ti adhesion pads are deposited by ebeam metal evaporation and lift-off method (Fig. 2f ). The following step is the deposition of the active semiconductor material, triple-purified 100-nm-thick pentacene, which is done by evaporation at room temperature through an aligned stencil in a Kurt J. Lesker thermal evaporator with 5 Å/min evaporation rate and at a pressure of 2.7x10 -7 mbar (Fig. 2g ). A second aligned stencil is used for e-beam evaporation of a 100-nm-thick Au layer to pattern the source and drain contacts ( the "on" current but a strong influence on the threshold voltage, which is shifted towards more negative values when the top-gate bias (V Gtop ) is swept from negative to positive values (see Fig. 6 ). Moreover, the sub-threshold slope is greatly improved when the top-gate bias is changed from negative values to positive ones (see Fig. 7 ).
The I ON /I OFF is accordingly increased with increasing V Gtop (I OFF in this case is the drain current at bottom-gate bias, V Gbot , equal to zero, see Fig. 8 ). There is also a significant impact of the top gate bias on the leakage current (I LEAK , i.e. the minimum current observed in the subthreshold region) of the device, which decreases when the top-gate bias is increased from -20 V to +10 V. Finally, we observe that the leakage current of the fabricated devices is lower than 1 fA/µm, a very low value (at the detection limit of the parameter analyzer, Agilent 4156, for a device with W=5µm, L=4µm) with a corresponding ratio, I ON /I LEAK , of approximately 10 7 .
Drain current, I D
Comparing the above results with the I D -V G characteristic of a device without a top gate the beneficial impact of both the passivation with parylene-D and the control of the top interface with the biasing of the top gate can be noted. In Fig. 9 we observe the considerably higher leakage current I LEAK (~10 -10 A/µm) of an unpassivated pentacene TFT at positive bottom-gate bias (e.g. @ V Gbot = +20 V). The impact of the processing for the passivation and the deposition of the top gate on the I ON seems to be limited, although a reduction of this current by a factor ranging from 2 to 3 is noted. It is also interesting to observe the transfer characteristics of the transistor formed by the top-gate electrode. In Fig. 10 the I D -V Gtop curve of the top interface transistor is presented with the bottom gate bias as a parameter. We can notice that for positive bottom-gate bias and for negative top-gate bias the current in the device is quite high with values that can reach 10 -10 A/µm. Similar orders of magnitude for the current have been observed in Fig. 9 for positive bottom-gate bias for the devices that were not passivated by parylene-D and without a top gate.
Sub-threshold swing, S
Regarding the subthreshold swing, S = [dlogI D /dV G ] -1 , it's value is reduced after the addition of the top gate, even at zero top gate bias. In all of the cases studied S has been extracted using the average slope between two different levels of current in log scale current of the whole device as it can be seen in Fig. 7 . The top channel of the transistor has very low field-effect mobility possibly due to the higher roughness of the interface and the formation of microcrystallites of pentacene [3] . Fig. 7 also suggests that the top-interface could not be used as a functional transistor as the I ON is small and the whole performance would be extremely poor. The top surface of deposited pentacene for DG organic TFTs is usually of low quality in the case of evaporated pentacene [4] as well as in devices where the organic semiconductor is spin-coated [3] . It is interesting to note that the top-interface field-effect mobility in this work is in very good agreement with values reported in [4] .
Regarding Regarding the dependence of the mobility of the bottom channel on the longitudinal electric field, similar behavior has been reported before [10] . In OTFTs with polycrystalline or amorphous organic semiconductor films a Poole-Frenkel behavior in the charge transport of the organic material is believed to be at the origin of the increasing mobility with the square root of the longitudinal electric field. Models based on the polaron hoping mechanism of conduction have been proposed by other research groups [11, 12] .
V. CONCLUSION
In this work double-gate architecture for pentacene TFTs fabricated on flexible substrate has been reported. Three aligned levels of stencil lithography have been used along with standard photolithography to successfully fabricate the devices. Although the mobility reported here is lower than the one reported in the literature for other DG devices or single-gate devices (e.g. in [4] (polyimide, relative permittivity of 3.8, [4] ). According to [4] € 
Also based on the expression of the subthreshold swing (SS) proposed in [14] (formula 5.5.18, page 155) SS is increased when C it,top increases as the negative factor in the expression decreases: 
